Power Optimization of 8:1 MUX using Transmission Gate Logic (TGL) with Power Gating Technique
نویسندگان
چکیده
This paper aims at reducing power and energy dissipation in Transmission Gate Logic (TGL) Multiplexer CMOS circuits comprise of reducing the power supply voltages, power supply current and delay with economical charge recovery logic. This paper designs an 8:1 Multiplexer with CMOS Transmission Gate Logic (TGL) using the Power Gating Technique, which reduces the leakage power and leakage current in active mode. Power Gating Technique uses Transmission Gate Logic (TGL) based an 8:1 multiplexer circuit which removes the degraded output. The PMOS and NMOS transistors are connected together for strong output level. Power gating technique achieves 36% reduction of leakage current and 43% reduction of leakage power in active mode, A the results of this paper are simulated on cadence virtuoso tool realized in 45nm technology with reduction of 4.021fW power, 7.381pA current and 0.7V supply voltage.
منابع مشابه
Design of Low Power Cmos Logic Circuits Using Gate Diffusion Input (gdi) Technique
The Gate diffusion input (GDI) is a novel technique for low power digital circuit design. This technique reduces the power dissipation, propagation delay, area of digital circuits and it maintains low complexity of logic design. In this paper, the 4×1 Multiplexer, 8×3 Encoder, BCD Counter and Mealy State Machine were implemented by using Pass Transistors (PT), Transmission Gate (TG) and Gate Di...
متن کاملModelling and Near-Threshold Computing of Power-Gating Adiabatic Logic Circuits
This paper introduces a power-gating scheme appropriate for near-threshold operating of single-phase adiabatic circuits. A transmission gate with MOS bootstrapping scheme is used as the power-gating switch, which is used to reduce energy overhead. CAL (Clocked Adiabatic Logic) circuits are investigated. The analytical model for power-gating adiabatic circuits is constructed, and the energy over...
متن کاملClock Gating and Precomputation Based Low Power ALU Design
Power reduction in dynamic circuits became an important factor today. In this thesis, we designs an ALU using the popular power reduction techniques named clock gating and precomputation based sequential logic optimization for low power . It reduces the power consumption by reducing the dynamic switching power. Power reduction deals with synthesis, design at circuit level and placement and rout...
متن کاملReduction of Leakage Power using Stacking Power Gating Technique in Different CMOS Design Style at 45Nanometer Regime
As transistor sizes scale down and levels of integration increase, leakage power has become a vital downside in modern low-power VLSI technology. This is often very true for ultra-lowvoltage (ULV) circuits, wherever high levels of leakage force designers to selected relatively high threshold voltages, which limits performance. In this paper, we design different design approach of master slave D...
متن کاملReduction of Static Power Dissipation in Adiabatic Combinational Circuits Using Power Gating MTCMOS
This paper proposes a method to reduce static power consumption in Adiabatic logic circuits based on Complementary Pass transistor Adiabatic Logic (CPAL) operated by two phase power clocks. We are applying power gating MTCMOS technique to reduce static power consumption in CPAL circuits. We tested MTCMOS power gating technique on 4-bit ripple carry adder to observe effect of static power reduct...
متن کامل